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0.1 Abstract 2 System Description 
In. th.i.7 pupcr,  w c  will sd7idy 1h.c key technologies for 
Ihc h igh  speed optical switching nctwork i ising the opti-  
r : d  li.eadcr/payload di.scrinzinator, optical decoder and  
opfzral nddrcss  ' h " l a l o r  f o r  hcndcr recognztion, de- 
coding and translating addresses  dzrcctly in t h e  optical 
d o m  uin. ,. I h2.s sys fc tn .  iiti1ize.s t he  optical ring resonator  
(Oll.fr3) for h.eader/payload discrinrinnlor (OHPD). 
Mi#. dc.sz,qn lhc optical delay linr decodcr (ODLU) and  
Iranslnlor (OTR) far dccoding and translat ing optical 
address for routing con.trol. For ODLD,  we will de- 
sign the  hierarchidl primc code stndurcl with delay 
lanr logic t o  inrreasr  thc  channel  capacity.  For OTR, 
711P uiill des ign t he  optimnl code mapp ing  algorithm, 
nnd serial or  parallcl code architcctans. 
The optical packet switching network is shown in 
Fk-1. The header Of the incoming Packet goes into 
header processor which multiplexes the Playload 
and header. The header Processor uses the delay line 
decoder (DLD) as an optical correlator 131 for routing 
control. And the optical address information in the 
header can be changed for the next optical switching 
nodes with the time-slot-interchange (TSI) [2] tech- 
nology to directly translate the header in the optical 
domain for the next, stage switch. The configuration 
of the header processor with decoder and translator 
are shown in Fig.2. 
We-consider the optical network system based on 
cell switching . Each cell makes up of header and 
playload. The header has the information for routing 
control which can be rwocessed in the oDtical domain. 
* 
1 Introduction 
0l)t.oclect.roiiic swi tcliiiig t.cctinology is very promis- 
ing for high speed optical switching network [l]. Many 
swit.ching architectures are limited by the electronic 
switxhing specd. Therefore it is very important to in- 
vcst.igatc optical switching technologies for the future 
high spacd optical backbone network. 
In this paper, we will study the key tmhnologies for 
t . 1 1 ~  optical cell switching network. This system uses 
t.hr opt.ica1 rin resonator (OR,R) for header/payload 
tliscriiiiiiiat.or fOHPD). Wc dcsign t.hc optical delay 
l i i w  tlccodcr for dccoding address tlirc:ct.ly i r i  tile 01)- 
(.iciLI dorriirin f o r  rotiting control. 'I'hc proposed high 
qmd opt.ical switching system utilizes the tirrie-slot- 
i1tt.crcIiaiigc ('I'SI) t.eclinology [2] to tlircctJy translate 
t.hc address in the optical dornaiii as the optical header 
address translation. Therefore, the routing control in 
the header can be processed in the optical domain and 
the! payload can be optically switched to the destina- 
l.ion output. 
In ordcr to increase the throughput. of this optical 
iict.work, wc can apply the laser array and optical am- 
plificr as wavelength converter for high speed optical . 
switch based on wavelength division multiplexing. 
The playload carries ihe data information which can 
be switched to the destination output. 
The header of the incoming cell goes into the header 
processor which multiplexes the playload and header. 
The header processoi: uses the delay line decoder 
(DLD) as optical correlator [3] for virtual path indi- 
cator VPI) / virtual channel indicator (VCI) routing 
contro I . In the asynchronous transfer mode (ATM), 
the VPI/VCI should be changed for the next opti- 
cal switching nodes. Here we apply the time-slot- 
interchange TSI) [Z] technology to directly trans- 
late the hea -6 er in the optical domain for the next 
stage switch. The configuiation of the header proces- 
sor with the VVDLD (VPI/VCI Delay Line Decoder) 
and VVTR (VPI/VCI Translator) are shown in Fig.2. 
The VVDLD's generates the electrical control signals 
which also control the E/O switch for choosing the 
corresponding map translator code. 
3 Analysis 
We design VVDLD for decoding address directly in 
optical domain for routing control and utilize the hier- 
archical prime code stiructure to increase the channel 
capacity as shown in Fig.3. This hierarchical prime 
code structure combines the prime code of 7 (P'i) to- 
gether with the prime of 3 (P3). We propose the al- 
0-7803-4165-1/97/$10.OO 0 1997 IEEE. 453 SBMOAEEE M3"I-S IMOC'97 Proceedings 
Authorized licensed use limited to: Tamkang University. Downloaded on March 26,2010 at 04:44:36 EDT from IEEE Xplore.  Restrictions apply. 
Photonic-U1 
. I  I 
A-N 
Fig.1 A Generic Optical Switch Structure 
NPZ 
To hu 
- 8 t I o l  - Electrial 
Fig. 4 Optical Header I Payload Discriminator 
454 
Authorized licensed use limited to: Tamkang University. Downloaded on March 26,2010 at 04:44:36 EDT from IEEE Xplore.  Restrictions apply. 
l l l o l o l l l o l o l l l o J  - 
hpltoptica- 
. . . .  
0 ' '  .... C 0 .... . .  
I~Q-J 
~ o P + i c a f & i I h s s  
............. . .  ....... ...... f""' ._' '  
I 9 1 rm C.C. 
rm cc. 
455 
Authorized licensed use limited to: Tamkang University. Downloaded on March 26,2010 at 04:44:36 EDT from IEEE Xplore.  Restrictions apply. 
gorithrri for designing this hierarchical code structure 
a n d  find the  optimal decision position (ODP) for the 
decoder as  shown in Table-I. 
The header with the control information uses the 
basebarid NRZ codeform and the payload with the 
data information uses the binary FSK modulation as 
shown in  Fig.4. Therefore, we can design the transfer 
fitnction, H(f) ,  of the optical ring resonator (ORR) as, 
VWIIM 2 Rb, FSR 2 FWHMS2Rb-t-Af where Rb 
is the data rate, Af is the frequency deviation, and 
I?WHM is the ful l  wavc half  maximum of the ORR. 
Wc dwign optical address translator for the optical 
Iic!acl(:r addrms translation (OATR.) in .t.he optical do- 
rtiain for the next, switch as shown in Fig.5. The input 
opi.icaJ address can be changed by the optical switch 
array according to  the optimal code mapping algc- 
rithrn and  criterion as shown in Fig.5(a). In Fig.S(b), 
wc have shown the example for mapping the input 
code of 10010010 into thc output code of 01001001 
wi th  the optical switch array af the sample time of 
T, 4T, 7T with the optical delay array at the same 
corresponding delay of T. 
We utilize the wavelength converter together with 
t.hr wavelength router for implementation of wave- 
Icngf.h division multiplexing as shown in Fig.6 to im- 
prove the throughtput of the proposed optical net- 
work. 
4 Conclusion 
I n  t h i s  paper, we have studied the key technologies 
for the high speed optical switching network using the 
optical header/payi.oad discriminator, optical decoder 
arid optical address translator for header recognition, 
decoding and translating address directly in the opti- 
cal domain. 
This system utilizes the optical ring resonator 
( 0 I t  1%) for headcr/pay load d iscr i minator (0 H P D) . We 
dcsign the optical delay line decoder (ODLD) and 
l.ranslator (OTR) for decoding and translating opti- 
( : R I  addrws for routing control. For ODLD, we will 
tlcsign the hierarchical primc code structure with de- 
lay line logic to in,crease thc channel capacity from P 2  
t,o 5OOP’. For OTR, we will design the optimal code 
mapping algorithm, and serial or paraIlel code archi- 
tectures. 
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